Télécharger le livre :  Verification by Error Modeling
Verification presents the most time-consuming task in the integrated circuit design process. The increasing similarity between implementation verification and the ever-needed task of providing...

Editeur : Kluwer Academic Publishers
Parution : 2009
PDF

126,50

Téléchargement immédiat
Dès validation de votre commande