Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures



de

,

Éditeur :

Springer


Collection :

Lecture Notes in Electrical Engineering

Paru le : 2013-03-12



eBook Téléchargement , DRM LCP 🛈 DRM Adobe 🛈
Lecture en ligne (streaming)
94,94

Téléchargement immédiat
Dès validation de votre commande
Ajouter à ma liste d'envies
Image Louise Reader présentation

Louise Reader

Lisez ce titre sur l'application Louise Reader.

Description
Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures. In this dissertation, we study outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.
Pages
174 pages
Collection
Lecture Notes in Electrical Engineering
Parution
2013-03-12
Marque
Springer
EAN papier
9789400739574
EAN EPUB
9789400739581

Informations sur l'ebook
Nombre pages copiables
1
Nombre pages imprimables
17
Taille du fichier
2847 Ko
Prix
94,94 €