Analysis and Design of Networks-on-Chip Under High Process Variation



de

, ,

Éditeur :

Springer


Paru le : 2015-12-16



eBook Téléchargement , DRM LCP 🛈 DRM Adobe 🛈
Lecture en ligne (streaming)
108,89

Téléchargement immédiat
Dès validation de votre commande
Ajouter à ma liste d'envies
Image Louise Reader présentation

Louise Reader

Lisez ce titre sur l'application Louise Reader.

Description

This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.

Pages
141 pages
Collection
n.c
Parution
2015-12-16
Marque
Springer
EAN papier
9783319257648
EAN PDF
9783319257662

Informations sur l'ebook
Nombre pages copiables
1
Nombre pages imprimables
14
Taille du fichier
6646 Ko
Prix
108,89 €
EAN EPUB
9783319257662

Informations sur l'ebook
Nombre pages copiables
1
Nombre pages imprimables
14
Taille du fichier
2662 Ko
Prix
108,89 €

Suggestions personnalisées