Téléchargez le livre : Power-Constrained Testin of VLSI Circuts
eBook Téléchargement DRM Adobe 🛈
120,69 €
Téléchargement immédiat
Dès validation de votre commande
Ajouter à ma liste d'envies
Image Louise Reader présentation

Louise Reader

Lisez ce titre sur l'application Louise Reader.

badge apple Application Louise Reader
badge Android Application Louise Reader
Description

Minimization of power dissipation in very large scale integrated (VLSI) circuits is important to improve reliability and reduce packaging costs. While many techniques have investigated power minimization during the functional (normal) mode of operation, it is important to examine the power dissipation during the test circuit activity is substantially higher during test than during functional operation. For example, during the execution of built-in self-test (BIST) in-field sessions, excessive power dissipation can decrease the reliability of the circuit under test due to higher temperature and current density. Power-Constrained Testing of VLSI Circuits focuses on techniques for minimizing power dissipation during test application at logic and register-transfer levels of abstraction of the VLSI design flow. The first part of this book surveys the existing techniques for power constrained testing of VLSI circuits. In the second part, several test automation techniques for reducing power in scan-based sequential circuits and BIST data paths are presented.
Pages
n.c
Collection
n.c
Parution
2009
Marque
Kluwer Academic Publishers
EAN papier
0306487314
EAN PDF
0306487314
Informations sur l'ebook
Nombre pages copiables
1
Nombre pages imprimables
10
Taille du fichier
8835 Ko
Ce livre est accessible aux handicaps Voir les informations sur l'accessibilité
Prix
120,69 €

Suggestions personnalisées